## ABSTRACT

An integrated circuit and manufacturing method therefor is provided. An ultra-low dielectric constant dielectric layer is formed over a semiconductor substrate and an opening is formed in the ultra-low dielectric constant dielectric layer. A dielectric liner is formed to line the opening and a barrier layer is deposited to line the dielectric liner and conductor core is deposited to fill the opening over the barrier layer.